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ABSTRACT [571 
The outputs of two like frequency oscillators are com- 
bined to form a single reliable clock signal, with one 
oscillator functioning as a slave under the control of the 
other to achieve phase coincidence when the master is 
operative and in a free-running mode when the master 
is inoperative so that failure of either oscillator pro- 
duces no effect on the clock signal. 









MASTER/SLAVE CLOCK ARRANGEMENT FOR 
PROVIDING RELIABLE CLOCK SIGNAL 
The invention described herein was made in the per- 
formance of work under NASA Contract NO. NAS-10- 
8627 and is subject to the provisions of Section 305 of 
the National Aeronautics and Space Act of 1958 
(72Stat. 435; 42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
The present invention pertains generally to oscillator 
circuits and in particular to a master/slave arrangement 
for enhancing reliability thereof by providing two oscil- 
lators either of which is capable of supplying the output 
clock signal in the absence of the other. 
As is well known, digital electronics circuits require a 
clock source for providing a periodic (square wave) 
signal which is used to perform various signal process- 
ing functions such as timing, synchronizing, framing, 
etc. Although various type oscillators, such as crystal 
oscillators, which employ a piezoelectric crystal for 
establishing the frequency of operation, have come to 
be fairly reliable, there may be situations when the 
circuit in which the oscillator is employed requires 
even a higher level of component reliability. In those 
cases, it may be necessary or at least desirable to pro- 
vide a second oscillator as backup to the first thus 
assuring the availability of a clock signal in the eventu- 
ality that, the first oscillator fails. 
With the foregoing in mind, it is a primary object of 
the present invention to provide a clock source which 
affords a highly reliable clock signal. 
It is a further object of the present invention to pro- 
vide such source through the use of a masterislave 
clock arrangement employing two oscillators which 
affords a smooth transition from a normal mode of 
operation to a failure mode of operaion so that the 
clock signal is not affected thereby. 
It is still a further object of the present invention to 
provide such an arrangement which is simple in design 
and lends itself easily to integrated circuit techniques 
for commercial implementation. 
The foregoing objects, as well as others, and the 
means by which they are achieved through the present 
invention may best be appreciated by referring to the 
Detailed Description of the Preferred Embodiment 
which follows hereinafter, together with the single 
drawing FIGURE, which is a schematic rendition 
thereof. 
BRIEF DESCRIPTION OF THE INVENTION 
In accordance with the stated objects, the invention 
herein employs two oscillators of like frequency, each 
of which provides complementary output signals, viz. 
two outputs which are opposite in polarity. When oper- 
ative, one of the oscillators functions as a master to 
control the phase of the other by applying its outputs 
thereto through a gating circuit which is enabled during 
this time by the output of a detector circuit that moni- 
tors the two outputs of the master oscillator for the 
presence of oscillatory signals. Upon detecting the 
cessation of signal oscillations in either or both of the 
master oscillator outputs, the detector circuit disables 
the gating circuit so as to permit the slave oscillator to 
continue operating in a free-running mode without any 
phase alteration in its signal output. The output of the 
slave oscillator is combined with that of the master to 
produce a single clock signal through its own gating 
circuit which is controlled in a like manner to that of 
the master oscillator by its own detector circuit. Conse- 
quently, a failure in the slave oscillator isolates it from 
the combined clock signal output to permit uninter- 
5 rupted operation. The two oscillator outputs are com- 
bined in a circuit which may comprise a simple NAND 
gate to produce a single clock output. Also, means are 
provided for blanking out any signal perturbations from 
appearing in the single clock signal output which may 
10 appear at the output of an oscillator upon its failure at 
the transition time. A delay circuit is also provided in 
the path between the master clock output and the com- 
bining circuit to insure phase coincidence with the 
slave oscillator output which is controlled therefrom 
15 and which will engender some signal delay intrinsic to 
the slave oscillator logic circuit elements. 
The detector circuits may employ a simple exclusive 
OR circuit for detecting cessation of signal oscillations 
in at least one of the outputs of the associated oscillator 
20 to produce a signal for disabling the associated gating 
circuit. The slave oscillator may comprise a pair of 
inverter gates serially connected with a piezoelectric 
crystal with each of the gates having a second input 
controlled by a different one of the outputs of the mas- 
25 ter oscillator gating circuit responsive to the output 
complementary oscillatory signals thereof for locking 
its phase to that of the master oscillator when it is oper- 
ative and being non-responsive thereto so as to operate 
in a free-running mode when the master oscillator gat- 
30 ing circuit is disabled upon failure of the master oscilla- 
tor. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
As shown in the attached drawing, the master/slave 
clock arrangement of the invention comprises a pair of 
oscillators 10 and 12, functioning respectively, as mas- 
ter and slave, to provide complementary output signals, 
viz. the two outputs of each are opposite in polarity 
40 with some fixed reference (such as ground, which al- 
though not shown in the drawing with respect to the 
logic elements, does comprise each logic element for 
establishing a reference base for the logic signals). 
Each of the oscillators 10 and 12 comprises a pair of 
45 inverter gates 14 and 16 which provide the comple- 
mentary output signals and which are separated by a 
DC blocking capacitor 18 and serially connected with a 
piezoelectric crystal 20. The resistors 22 interconnect- 
ing the inverter gate inputs and outputs provide tem- 
50 perature stabilization as well as insurance that the gates 
operate in a linear region for starting. The master oscil- 
lator 10 is started by applying a positive potential to the 
second input of each of its inverter gates 14 and 16 to 
enable them. As will be readily apparent to those 
55 skilled in the art, the type of oscillator shown (which 
was described on page 91 of the May 1969 issue of 
Electronic Engineer) affords the requisite 360" phase 
shift and unity gain amplification around the loop by 
virtue of the two inverter gates, 14 and 16, to maintain 
60 oscillations. The frequency of oscillation (which should 
be the same for both oscillators 10 and 12 within ac- 
ceptable tolerances) is of course determined primarily 
by the piezoelectric crystal 20 in conjunction with the 
values for resistors 22. 
The complementary outputs of each oscillator 10 and 
12, are applied to individual gating circuits 24 asso- 
ciated therewith, with each gating circuit 24 compris- 





connected to a different one of the two outputs of its 
associated oscillator (gate 26 input connected to in- 
verter gate 14 output and gate 28 input connected to 
inverter gate 16 output) and a second input connected 
in common to a gating lead for receiving enable/disable 
signals (employing normal logic conventions, a Iconsti- 
tutes a high level signal which enables while a Oconsti- 
tutes a low level signal which disables). Thus, an enable 
signal to either gating circuit 24 via its gating lead per- 
mits the input signals (such as the complementary os- 
cillatory signals) to NAND gates 26 and 28 to be in- 
verted at their respective outputs while a disable signals 
forces their outputs to a high level signal irrespective of 
the level signal applied to their inputs. When enabled, 
complementary oscillatory signals at the inputs of 
NAND gates 26 and 28, of course produce inverse 
complementary oscillatory signals at their outputs. 
Associated with each oscillator 10 and 12, is a detec- 
tor circuit 30 for detecting the cessation of oscillations 
at either or both the two outputs of its associated oscil- 
lator. Each detector circuit 30 comprises an exclusive 
OR gate 32 having its two inputs preferably connected 
to a different one of the outputs of its associated gating 
circuit 24 through individual DC blocking capacitors 
34. The two inputs to exclusive OR gate 32 are also 
connected to a positive (high level signal) potential by 
individual resistors 36. Since at the frequency of oscil- 
lation the capacitors 34 are designed to appear as a 
short, it is to be noted that under normal operation the 
complementary oscillatory signal outputs of each gat- 
ing circuit 24 produce a high level signal at the output 
of the exclusive OR gate 32 in its associated detector 
circuit 30, to indicate that the associated oscillator is 
functioning properly. Should an oscillator fail so that its 
two outputs assume either a high or a low level signal 
state, the like signal levels produced at the outputs of 
NAND gates 26 and 28 in the associated gating circuit 
24 force the output of the exclusive OR gate 32 in the 
associated detector circuit 30 to assume a low level 
thereby indicating the failure. Should an oscillator fail 
in such a manner that the output signals from its asso- 
ciated gating circuit 24 are complementary, but not 
oscillatory, the AC coupling afforded by DC blocking 
capacitors 34 assures that the output of the associated 
exclusive OR gate will still be at a low level thus indi- 
cating that a failure has occurred. Moreover, should an 
oscillator fail so that one of its outputs remains oscilla- 
tory while the other assumes a DC level (such as by a 
break in the lead to the associated NAND gate 26 or 
28), a low level signal will still be produced at the out- 
put of the associated exclusive OR gate 32 the first time 
that the NAND gate of the associated gating circuit 24 
which is connected to the oscillatory output assumes 
the same logic level as the other NAND gate to which 
the DC level is applied. Thus, no matter how the oscil- 
lator fails, the condition will be detected by the. asso- 
ciated detector circuit 30 and so indicated by a low 
level signal at the output of the associated exclusive OR 
gate 32. It is to be noted that the detector circuit 30 
preferably is connected to the output of the gating 
circuit 24 in order to take advantage of the squarewave 
shaping performed by the NAND gates 26 and 28 as a 
result of their buffering action. The detector circuit 30 
could just as well be connected directly to the outputs 
of its associated oscillator in the presence of an accept- 
able squarewave thereat. The output of each exclusive 
OR gate 32 is applied to the gating lead of the com- 















NAND gates 26 and 28 preferably through a low-pass 
filter 38 which removes any AC signal frequencies 
which might be present. 
Each of the inverter gates 14 and 16 in slave oscilla- 
tor 12 has a second input connected to a different one 
of the outputs of the master oscillator gating circuit 24, 
preferably via the DC blocking capacitors 34 in the 
master oscillator associated detector circuit 30. As 
already mentioned, the outputs of each gating circuit 
24 will be complementary oscillatory signals when the 
associated oscillator is functioning properly and high 
level signals when the associated oscillator malfunc- 
tions, having been forced into this logic state by the 
disable signal appearing at the output of the associated 
exclusive OR gate 32 upon detection thereof which is 
applied to the gating lead. Thus, when the master oscil- 
lator 10 is functioning properly and its associated gat- 
ing circuit 24 is enabled, the low level signal produced 
at one of its NAND gates 26 or 28 disables and forces 
the inverter gate of the slave oscillator 12 to which it is 
applied to produce a high level signal at its output 
(which in turn causes the other inverter gate of the 
slave oscillator 12 to produce a low level signal at its 
output). Thus, with both the mater and slave oscillators 
operating normally, the outputs from their respective 
NAND gates 26 will be oscillatory and in phase with 
each other (except for the minor lag between the out- 
put of the slave oscillator associated NAND gate 26 
and the low level triggering signal at its inverter input 
caused by the finite delay characteristics of the logic 
elements). Should master oscillator 10 experience 
some failure, the high level signals produced at the 
output of its associated gating circuit 24 merely provide 
enable signals to the inverter gates 14 and 16 of slave 
oscillator 12 to permit it to continue operating in a 
free-running mode so that its associated gating circuit 
24 continues to produce output complementary oscilla- 
tory signals. In this connection, it is to be noted that 
applying the input control signals to the slave oscillator 
12 via D,C. blocking capacitors 34 as shown, rather 
than directly from the outputs of the master oscillator 
associated gating circuit 24 assures the continued oper- 
ation of the slave oscillator 12 even should one of the 
NAND gates 26 or 28 thereof fail so as to produce a 
low level output, thus further enhancing reliability. 
The two inputs of the master and slave gating circuit 
NAND gates 26 may be combined to form a single 
clock by applying them as separate inputs to a NAND 
gate 40, the master gating circuit NAND gate 26 output 
preferably being applied via a delay circuit 42 to com- 
pensate for the logic element delays previously alluded 
to. The output of NAND gate 40 may be used directly 
as the single clock source or preferably may be applied 
to another NAND gate 44 via one input thereof directly 
and the other input via a delay circuit 46. Although the 
failure of either the master or slave oscillator results in 
a high level signal at its respective input to NAND gate 
40 to produce an enable signal which does not affect 
the clock signal produced at the output of NAND gate 
40, it is possible that at the moment an oscillator fails a 
negative spike will be produced which will appear in 
the clock signal at the output of NAND gate 40. By 
making the delay introduced by delay circuit 46 greater 
than the maximum duration anticipated for this spike, 
it may be blanked out so that it does not appear in the 
output of NAND gate 44. Although the delay intro- 
duced by delay circuit 46 may alter the duty cycle of 




46, the change will be ever so slight since the spike pair of gates and said enable and disable signals are 
duration will of course be much less than the cyclical constituted respectively by high and low level signals at 
period at the operating frequency for the oscillators its output. 
and therefore the delay may be relatively short. 6. The generator of claim 5 wherein said first detec- 
An oscillator failure indication may be provided by 5 tor circuit means further includes capacitor circuit 
connecting the outputs of the exclusive OR gates 32 at means for A.C. coupling the inputs of said exclusive 
the gating leads as separate inputs to a NAND gate 48 OR gate to the outputs of said pair of gates. 
whose output produce a high level signal any time that 7. The arrangement of claim 1 including second gat- 
either or both oscillators fail. To permit an oscillator ing circuit means for passing the outputs of said second 
which has failed to resume normal operation upon oscillator in response to an enable signal and inhibiting 
correction of the malfunction, a high level signal may lo  their passage in response to a disable signal and second 
be applied to the associated gating lead to override the detector circuit means for detecting signal oscillations 
low level .output of the associated exclusive OR gate in both outputs of said second oscillator and for gener- 
(which acts as a latch upon failure of its associated ating said enable and disable signals respectively when 
oscillator) through individual diodes 50 upon closure oscillations are present in both or less than both out- 
As the foregoing detailed decription demonstrates, 8. The arrangement of claim 7 including means for 
the master/slave clock arrangement of the invention combining the in-phase outputs of said first and second 
provides a simple, albeit effective circuit for providing gating circuit means into a single signal which is oscilla- 
a highly reliable clock signal. Moreover, the invention tory so long as at least one of the gating circuit means 
can be implemented quite easily employing integrated 20 outputs is oscillatory. 
circuit techniques SO as to be highly attractive and 9. The arrangment of claim 8 wherein said combining 
commercially competitive for digital electronics appli- comprises a NAND gate having two inputs each 
cations. Since no doubt, modifications to the preferred of which is connected to receive a different one of said 
embodiment detailed herein will occur to those skilled first and second gating circuit in phase outputs. 
in the art which may not constitute a departure from 25 10. The arrangment of claim 8 including means for 
the and spirit of the invention, the foregoing delaying the output of said first gating circuit means 
description is intended to be merely exemplary and not before applying it to said combining means so that the 
circumscriptive of the invention as it will now be two inputs hereto are inWphase. 
claimed hereinbelow. 11. The arrangement of claim 8 including means for 
What is claimed is: 3o blanking out any signal perturbation produced upon 
1. A master/slave clock arrangement comprising: termination of oscillations at the output of either said 
a first oscillator for providing complementary signals; first or second gating circuit means. 
said first oscillator in response to an enable signal gating circuit comprises a pair of gates, each 
and inhibiting their passage in response to a disable having a first input connected to a different one of the 
35 outputs of its associated oscillator and a second input signal; 
first detector circuit means for detecting signal oscil- for receiving said enable and a disable signals for pro- 
lations in both outputs of said first osciilator and viding a bilevel output signal in response to an oscilla- 
for generating said enable and disable signals re- tory input signal when enabled and a predetermined 
spectively when oscillations are present in both or one of the two 
13. The arrangement of claim 12 wherein each of less than both outputs, and 
signals at a frequency like that of said first oscilla- for generating said enable signal when the out- 
tor whose phase is by the outputs of said puts of its respective pair of gates are complementary 
first gating circuit means when it is enabled and 
14. The arrangement of claim 13 wherein each of 
first gating circuit means is disabled. 
wherein said first gating said comparator means is an exclusive OR gate having 
circuit comprises a pair of gates, each having a each of its inputs connected to the output of a different 
enable and disable signals for providing a bilevel output 50 low level 
signal in response to an oscillatory input signal when 
enabled and a predetermined one of the two signal 
levels when disabled. 
3. The arrangment of claim 2 wherein said second 
oscillator comprises two inverter gates serially con- 55 pair of gates. 
netted with each of said inverter gates having a second 
input connected to the output of a different one of said 
pair of gates for controlling the respective inverter gate 
output whereby said predetermined signal level enables 
the inverter gate and the signal level complementary 
thereto disables it. 
4. The arrangement of claim 2 wherein said first 
detector circuit means comprises comparator means 
for generating said enable signal when the outputs of 
said pair of gates are complementary and said disable 
signal when they are not. 
5. The arrangement of claim 4 wherein said compara- 
tor means is an exclusive OR gate having each of its 
inputs connected to the output of a different one of said 
of switch 52. ' 5  puts. 
first gating circuit meanS for passing the Outputs Of 12. The arrangement of claim 8 wherein each of said 
levels when disabled. 
40 
a second for providing complementary said detector circuit means comprises comparator 
which operates in a free-running mode when said 
and said when they are not* 
45 
2. The arrangment of 
first input connected to a different one of the outputs of 
said first oscillator and a second input for receiving said 
one Of its associated pair of gates and said and 
disable signals are constituted respectively by high and 
at its Output. 
The arrangement Of I4 wherein each Of 
said detector circuit means further includes capacitor 
circuit means for A.C. coupling the inputs of its asso- 
ciated exclusive OR gate to the outputs of its associated 
16. The arrangement Of claim 15 including fault indi- 
cating ItleanS for providing a signal that oscillations 
have ceased at the output Of at least one Of said first 
and second gating circuit nwins. 
17. The arrangement of claim 16 including means for 
6o overriding the output of said detector circuit means to 
provide said enable signal. 
18. The arrangement of claim 15 including low-pass 
filter means for passing the output of said detector 
circuit means to its associated gating circuit means. 
19. The arrangement of claim 17 including low-pass 
filter means for passing the output of said detector 
circuit means to its associated gating circuit means. 
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